Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination POECHMUELLER, PETER Examiner | Art Unit | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,538,584	03-2003	Borkar et al.	341/58
	В	US-6,584,526	06-2003	Bogin et al.	710/124
	С	US-6,243,779	06-2001	Devanney et al.	710/305
	D	US-5,931,927	08-1999	Takashima, Daisaburo	710/65
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-		•	

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	P					
	Q					
	R					
	s					
	Т	·				

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	u	□□Nakamura, K.et al.; A 500-MHz 4-Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O; IEEE Journal of Solid State Circuits, Vol. 32, No. 11, Nov. 1997, pages 1758-1765□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□				
	٧	Stan, M. et al.; Bus-Invert Coding for Low Power I/O; IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Vol. 3, No. 1, March 1995, pages 49-58				
	w					
	х	·				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.